APU Library | catalog › Details for: A Verilog HDL primer /

Normal view MARC view ISBD view

A Verilog HDL primer / J. Bhasker.

By: Bhasker, J Contributor(s): eSilicon Corporation Material type: Text

TextPublication details: United State of America : Star Galaxy Publishing, c2005Edition: 3rd edDescription: xx, 378 p. : ill. ; 24 cmISBN: 9780965039161 (hbk.); 0965039161 (hbk.)Subject(s): Verilog (Computer hardware description language)DDC classification: 621.392 LOC classification: TK7885.7 | .B43 2005

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes ( 1 )
Comments ( 0 )

Item type	Current library	Collection	Call number	Copy number	Status	Date due	Barcode
General Circulation	APU Library Open Shelf	Book	TK7885.7 .B43 2005 c.1 (Browse shelf (Opens below))	1	Available (No use restrictions)		00030734

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Asia Pacific University Library catalogue

A Verilog HDL primer / J. Bhasker.